Architect and develop bare-metal C firmware for RISC-V management cores controlling AI/HPC networking acceleration engines. Responsibilities include secure firmware loading, image authentication, boot and reset sequencing, health validation, multi-die firmware distribution, updates, hardware/software interface definition, simulator-based testing, architecture standards, code reviews, and technical mentorship.