NVIDIA Logo

NVIDIA

Software R&D Engineer, RTL Optimization Tools

Posted Yesterday
Be an Early Applicant
In-Office
Austin, TX
136K-219K Annually
Mid level
In-Office
Austin, TX
136K-219K Annually
Mid level
Develop and invent parallel, graph-based RTL analysis and optimization methods. Analyze RTL impacts on latency, power, DFT, clocking, and power delivery. Explore ML (LLMs, GNNs, GANs, RL) and high-performance algorithms for logic synthesis, clustering, and implementation. Drive end-to-end tool development and collaborate with design teams to deploy optimizations.
The summary above was generated by AI

NVIDIA's success builds on a foundation of industry leading hardware. A key strategy in achieving this is our combining of the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in parallel computing, machine learning, and novel algorithms in C++. We are seeking an innovative CAD Software Engineer with particular interest in strategies and algorithms for large scale RTL quality, timing, and power optimization. Such optimization usually includes a mix of graph-based algorithms, AI, and feedback from RTL designers, so having experience relevant to each of those areas would be ideal. In practice, techniques often depend on many related domains, so a solid understanding of DFT, clock distribution, power gating, and other SOC integration aspects is essential.

Developing software within a leading hardware company means getting to almost exclusively focus on the latest processes and most advanced designs. We're not bogged down by legacy support, niche roles, or convoluted approval processes. Our developers enjoy unusually high intellectual freedom and the ability to explore broad roles. If you like to work across many technical areas and see your successes directly realized in the world's best AI hardware, this is it!

What you’ll be doing:

  • Invent new methods to enable parallel, graph-based RTL traversal, analysis, and manipulation.

  • Devise strategies for rapidly analyzing the impact of RTL changes on data path latency, power, and impact to DFT, clocking, and power delivery.

  • Explore use of LLMs (Large Language Models), GNNs (Graph Neural Networks), GANs (Generative Adversarial Networks), and Reinforcement Learning for suggesting or automatically implementing RTL modifications.

  • Explore high performance algorithms for clustering, min cost tree covering (technology mapping), datapath implementation and other details of logic synthesis, especially that efficiently incorporate human insight.

  • As with any software engineering team, we do write a lot of code, but this is broader than a typical CAD or EDA role. Instead, we as a team own the whole process from discovery and invention of new optimization opportunities, to developing solutions and working directly inside design teams to facilitate deployment. That translates to a bigger picture view of your work, going beyond simply responding to user requests to instead actively driving the roadmap of increasing hardware design productivity.

What we need to see:

  • MS or PhD in Electrical Engineering or Computer Science or equivalent experience

  • 3+ years of relevant experience in CAD software and VLSI hardware design

  • Demonstrated ability in software development with C++, particularly in algorithm development related to graph traversal, pattern matching, and optimization

  • Familiarity with RTL design, including Verilog and SystemVerilog code, as well as general hardware design concerns such as scan chain insertion, MBIST, clock and power distribution, and bus architectures

  • Familiarity with related EDA techniques, including logic synthesis, global route, static timing analysis, and SAT solvers

  • Strong communication and interpersonal skills

Ways to stand out from the crowd:

  • Experience with common EDA building blocks, such as Verific for Verilog parsing, Espresso for logic minimization, and various other components for logic rewriting, tree coverage, SAT solvers, and combinatorial optimization

  • Experience in high performance software design including multithreading, distributed computing, efficient memory and I/O use, etc.

  • Previous work experience including both software and hardware roles, especially involving SOC/IP integration or RTL design

  • Experience with various machine learning techniques for analysis, optimization, and code generation

NVIDIA is widely considered to be one of the technology world’s most desirable employers, and due to outstanding advancements, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you!

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 15, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Similar Jobs

29 Minutes Ago
In-Office
146K-297K Annually
Senior level
146K-297K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Perform SI/PI analysis and modeling for HBM interposers, packages, and silicon channels. Conduct frequency- and time-domain channel characterization, mask-based timing and SPICE simulations, PDN/impedance and transient analysis, electromagnetic extraction, and automate sign-off flows with EDA vendors to ensure HBM interface reliability and product sign-off.
Top Skills: Ansys HfssAnsys SiwaveCadence PowerdcCadence PowersiCowosDdrEmibHbmInterposerKeysight AdsPciePdnSerdesSpiceSynopsys HspiceTsvUcie
29 Minutes Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Drive SoC physical implementation from netlist to GDSII including floorplanning, placement, CTS, routing, timing closure (MMMC), power integrity, and physical signoff. Integrate complex IP, partner with DFT/packaging/manufacturing, support tape-out and post-silicon debug, and improve flows via scripting and automation.
Top Skills: Cadence InnovusCadence TempusCpfDftDramDrcErcGdsiiHbmLvsMbistNocParasitic ExtractionPhySdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
29 Minutes Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Integrate, validate, and release foundry PDKs and collateral. Install and configure PDKs and rule decks, implement unit/smoke/regression tests, automate installation and validation flows, and publish versioned PDK environments and documentation to build teams.
Top Skills: CadenceDrcExtractionLinuxLvsPythonShellSiemens EdaSynopsysTclTsmc Pdk

What you need to know about the Boston Tech Scene

Boston is a powerhouse for technology innovation thanks to world-class research universities like MIT and Harvard and a robust pipeline of venture capital investment. Host to the first telephone call and one of the first general-purpose computers ever put into use, Boston is now a hub for biotechnology, robotics and artificial intelligence — though it’s also home to several B2B software giants. So it’s no surprise that the city consistently ranks among the greatest startup ecosystems in the world.

Key Facts About Boston Tech

  • Number of Tech Workers: 269,000; 9.4% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Thermo Fisher Scientific, Toast, Klaviyo, HubSpot, DraftKings
  • Key Industries: Artificial intelligence, biotechnology, robotics, software, aerospace
  • Funding Landscape: $15.7 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Summit Partners, Volition Capital, Bain Capital Ventures, MassVentures, Highland Capital Partners
  • Research Centers and Universities: MIT, Harvard University, Boston College, Tufts University, Boston University, Northeastern University, Smithsonian Astrophysical Observatory, National Bureau of Economic Research, Broad Institute, Lowell Center for Space Science & Technology, National Emerging Infectious Diseases Laboratories

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account