Broadcom Logo

Broadcom

ASIC Design Verification Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
Irvine, CA
129K-207K Annually
Expert/Leader
In-Office
Irvine, CA
129K-207K Annually
Expert/Leader
Lead constrained-random verification of high-throughput Ethernet ASICs for AI/ML acceleration using SystemVerilog/UVM testbenches, drive coverage closure, run simulations with VCS/Incisive, script automation, collaborate with global design and architecture teams, and provide technical leadership.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Would you like to become part of a stable team developing silicon products for Ethernet systems in the Cloud?  Come join this team creating devices that accelerate AI/ML workflows!  This team develops high throughput Ethernet solutions that deliver unprecedented performance at critically important power efficiency.
We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market using industry proven methodologies using System Verilog and UVM.  You can become a member of an extremely skilled and efficient group of engineers.
This is a rare opportunity to be part of a team that leads products for a new line of devices. The candidate will work with our worldwide design and architecture teams to develop leading edge products. All aspects of Design Verification will be involved, along with opportunities for technical leadership.
 Skills:  Self motivated personality with a strong presence to do things right. Need to have a strong sense of teamwork and ability to work well with other.  Constrained random verification methodologies with experience driving completion via coverage closure.
Preferable to have skills with SV and UVM, well versed in OOP
Tools/Languages: System Verilog (TB structures - Class, SVA, etc.), UVM, VCS, Incisive, Scripting skills a + (Python, Perl, ...)
Experience: Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 3+ years of related experience

Additional Job Description:

Compensation and Benefits 

The annual base salary range for this position is $129,400.00 - $207,000.00.
  

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements. 

  

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. 

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Boston, Massachusetts, USA Office

Boston, United States

Similar Jobs

Boeing Logo
Boeing

ASIC / FPGA Design Verification Engineer - (Lead or Senior)

12 Hours Ago
In-Office
146K-223K Annually
Senior level
146K-223K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Own ASIC, FPGA, and SoC verification activities across aerospace programs. Develop SystemVerilog and UVM environments, reusable verification infrastructure, and UVCs; support planning, simulation, debugging, integration, requirements traceability, coverage, metrics-driven closure, and delivery. Lead verification efforts, troubleshoot across RTL and system boundaries, mentor engineers, assess completeness, and coordinate technical workstreams. The role is fully onsite and requires eligibility for a U.S. Secret clearance.
Top Skills: AsicFpgaRtlSocSystemverilogUvm
Boeing Logo
Boeing

ASIC / FPGA Design Verification Engineer - (Associate or Experienced)

8 Days Ago
In-Office
99K-162K Annually
Senior level
99K-162K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Develop and execute ASIC, FPGA, and SoC design verification activities using simulation, SystemVerilog, UVM, coverage analysis, debugging, requirements traceability, reusable verification infrastructure, and UVCs. Support integration and system-level investigations, contribute to coverage closure, communicate risks and dependencies, and progressively own verification scope of moderate complexity. Level II engineers develop independence, while Level III engineers independently manage assigned verification scope.
Top Skills: AsicFpgaOopRtlSimulationSocSystemverilogUvcUvm
Ethernovia Logo
Ethernovia

Senior ASIC Design Verification Engineer

Yesterday
In-Office
200K-300K Annually
Senior level
200K-300K Annually
Senior level
Industrial • Manufacturing
Lead digital SoC verification for advanced automotive communication semiconductors. Collaborate with architects, designers, and software engineers across the full verification lifecycle, from specifications and testbench development through simulation, coverage analysis, debugging, and gate-level simulation. Develop reusable verification infrastructure, automate testing and regressions, and validate networking, protocol, and semiconductor systems. The role requires extensive ASIC verification experience, strong communication, and collaboration across international multidisciplinary teams.
Top Skills: AsicCC++Digital Signal ProcessingDpiEda ToolsEthernet MacPciePhyPythonSerdesSocSystemcSystemverilogTclTcp/IpUvmVerilog

What you need to know about the Boston Tech Scene

Boston is a powerhouse for technology innovation thanks to world-class research universities like MIT and Harvard and a robust pipeline of venture capital investment. Host to the first telephone call and one of the first general-purpose computers ever put into use, Boston is now a hub for biotechnology, robotics and artificial intelligence — though it’s also home to several B2B software giants. So it’s no surprise that the city consistently ranks among the greatest startup ecosystems in the world.

Key Facts About Boston Tech

  • Number of Tech Workers: 269,000; 9.4% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Thermo Fisher Scientific, Toast, Klaviyo, HubSpot, DraftKings
  • Key Industries: Artificial intelligence, biotechnology, robotics, software, aerospace
  • Funding Landscape: $15.7 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Summit Partners, Volition Capital, Bain Capital Ventures, MassVentures, Highland Capital Partners
  • Research Centers and Universities: MIT, Harvard University, Boston College, Tufts University, Boston University, Northeastern University, Smithsonian Astrophysical Observatory, National Bureau of Economic Research, Broad Institute, Lowell Center for Space Science & Technology, National Emerging Infectious Diseases Laboratories

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account