Analog Devices Logo

Analog Devices

Senior Engineer, Digital Design Engineer

Posted 15 Days Ago
Be an Early Applicant
In-Office
Wilmington, MA
117K-161K Annually
Senior level
In-Office
Wilmington, MA
117K-161K Annually
Senior level
Lead methodology improvements for physical design across complex chips and SoC programs. Develop and automate physical design flows, define best practices, analyze QoR (power, performance, area, timing, congestion), debug recurring implementation issues, and enable cross-functional teams (CAD, STA, DFT, RTL) to adopt scalable, repeatable methodologies. Provide technical guidance and targeted implementation support to validate and deploy improvements.
The summary above was generated by AI

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

          

Analog Devices is seeking a Design Engineer to lead methodology improvements for physical design across complex chip and SoC programs. This role is focused on improving the scalability, reuse, efficiency, and predictability of physical implementation flows used across teams and projects. The person in this role will work closely with physical design, CAD, STA, DFT, and design teams to identify gaps in current flows and methodologies, drive practical flow improvements, and establish repeatable best practices that can be adopted across projects. A strong physical design background is important, but the primary focus of the role is methodology leadership and flow enablement rather than day-to-day block ownership.

Key Responsibilities
Methodology Leadership: Drive improvements to physical design methodology, with a focus on flow standardization, reuse, execution efficiency, and more predictable design closure across projects
• Flow Development and Automation: Own the development, refinement, and maintenance of physical design flows, scripts, and automation that reduce manual effort and improve execution quality
• Best Practice Definition: Define and document physical design guardrails, recommended methodologies, and repeatable flow practices for use across teams and programs
• QoR and Flow Analysis: Analyze power, performance, area, timing, and congestion outcomes to identify methodology gaps and recurring flow limitations and drive durable improvements
• Cross-Functional Enablement: Partner with physical design, CAD, STA, DFT, RTL, and project stakeholders to translate program needs into practical methodology improvements and support broader adoption across teams
• Debug and Root Cause Resolution: Investigate recurring implementation and convergence issues, identify the underlying flow, methodology, or design contributors, and implement robust corrective actions
• Technical Guidance: Provide guidance to engineers on methodology usage, flow adoption, debugging strategies, and physical design best practices that improve consistency across projects
• Implementation Support: Provide targeted implementation support as needed to validate methodology changes, troubleshoot critical flow issues, and ensure proposed improvements are grounded in real project needs
 

Must Have Skills
• Methodology and Flow Development: Strong experience developing and improving physical design flows, automation, and reusable implementation methods
• Physical Design Foundation: Solid background in digital physical design fundamentals, including floorplanning, placement, clock tree synthesis, routing, optimization, and timing closure
• EDA Tool Experience: Experience with industry-standard physical design and signoff tools for implementation, analysis, and debug
• Scripting and Automation: Strong scripting skills to automate workflows, improve productivity, and scale methodology improvements across teams
• Systematic Problem Solving: Ability to analyze recurring implementation issues, identify root causes, and translate findings into durable methodology improvements
• Cross-Functional Communication: Ability to work effectively across physical design, CAD, verification, and project teams to drive alignment and adoption
• Technical Judgment: Ability to make sound tradeoffs across methodology quality, schedule, and implementation constraints
 

Preferred Education and Experience
Bachelor’s degree in electrical engineering, Computer Engineering, or a related field, with 8+ years of related experience
• Master’s degree or PhD in Electrical Engineering, Computer Engineering, or a related field, with 5+ years of related experience

  • Experience supporting advanced-node or complex SoC implementation environments
  • Experience working with scripting languages such as Tcl or Python
  • Experience or interest in applying AI-based techniques, automation, or data-driven approaches to engineering workflows
  • Experience with Synopsys physical design tools preferred; comparable experience with Cadence implementation tools is also acceptable
  • Experience partnering across physical design, CAD, STA, DFT, and RTL/design teams​

We recognize that candidates may not meet every listed requirement. If you bring relevant experience and a willingness to learn, we encourage you to apply.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export  licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls.  As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

EEO is the Law: Notice of Applicant Rights Under the Law.

Job Req Type: Experienced

          

Required Travel: Yes, 10% of the time

          

Shift Type: 1st Shift/Days

The expected wage range for a new hire into this position is $116,960 to $160,820.
  • Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors.

  • This position qualifies for a discretionary performance-based bonus which is based on personal and company factors.

  • This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time, and other benefits.

Analog Devices Boston, Massachusetts, USA Office

Boston, United States

Analog Devices Cambridge, Massachusetts, USA Office

Cambridge, United States

Similar Jobs

2 Days Ago
In-Office
Senior level
Senior level
Hardware
Provide strategic technical leadership for board-level hardware design across defense and aerospace programs. Architect high-speed digital boards (400G+ Ethernet, PCIe Gen5+, DDR5+), drive design-for-manufacturing/test, lead proposals and BOE, mentor engineers, and champion signal integrity, EMI, and reliability practices for ruggedized mission-critical systems.
Top Skills: 400G+ EthernetAmd Altera FpgasBroadcomCadence AllegroCascade LakeCom ExpressConfluenceDdr5+ SdramDo-160GDoorsDrfmEmerald RapidsEmi ComplianceFiber OpticsFmecaIntel Xeon-DIntel/Xilinx AgilexJamaJIRAMarvellMellanoxMil-Std-461GMil-Std-704FPcie Gen5+Sapphire RapidsStress DeratingVersalVideo InterfacesVita42Vita46Vita62Vita65
3 Days Ago
In-Office
151K-223K Annually
Senior level
151K-223K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead and own portions of SoC digital design and integration from floorplan to tape-out. Integrate IP blocks, run static checks, simulations and CDC analysis, assist verification, drive timing closure, develop processor IP micro-architecture, and build automation while leveraging EDA and next-generation AI tools.
Top Skills: Cdc AnalysisDesign For TestEda ToolsFunctional SimulationGate-Level SimulationMicro-ArchitecturePerlPythonRtlTclVerilogVhdl
20 Days Ago
In-Office
124K-175K Annually
Senior level
124K-175K Annually
Senior level
Artificial Intelligence • Hardware • Automation • Manufacturing
Develop digital design solutions for various industries, work on cross-functional teams, participate in product development, and verify designs using formal techniques.
Top Skills: AsicCadenceDigital DesignFpgaSynopsisSystem VerilogVerilog

What you need to know about the Boston Tech Scene

Boston is a powerhouse for technology innovation thanks to world-class research universities like MIT and Harvard and a robust pipeline of venture capital investment. Host to the first telephone call and one of the first general-purpose computers ever put into use, Boston is now a hub for biotechnology, robotics and artificial intelligence — though it’s also home to several B2B software giants. So it’s no surprise that the city consistently ranks among the greatest startup ecosystems in the world.

Key Facts About Boston Tech

  • Number of Tech Workers: 269,000; 9.4% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Thermo Fisher Scientific, Toast, Klaviyo, HubSpot, DraftKings
  • Key Industries: Artificial intelligence, biotechnology, robotics, software, aerospace
  • Funding Landscape: $15.7 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Summit Partners, Volition Capital, Bain Capital Ventures, MassVentures, Highland Capital Partners
  • Research Centers and Universities: MIT, Harvard University, Boston College, Tufts University, Boston University, Northeastern University, Smithsonian Astrophysical Observatory, National Bureau of Economic Research, Broad Institute, Lowell Center for Space Science & Technology, National Emerging Infectious Diseases Laboratories

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account