Cornelis Networks Logo

Cornelis Networks

Senior ASIC Design Engineer

Posted 20 Days Ago
Be an Early Applicant
In-Office or Remote
Hiring Remotely in Boston, MA, USA
Senior level
In-Office or Remote
Hiring Remotely in Boston, MA, USA
Senior level
Design and implement RTL (Verilog/SystemVerilog) for high-speed datapaths and packet processing; define timing constraints and support timing closure; collaborate on verification, post-silicon validation, system-level debug, and performance/power optimization for Host Fabric Interface/ethernet subsystems.
The summary above was generated by AI

At Cornelis we’re building the future of AI and HPC networking with an AI-first approach to silicon and software development. We’re seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale.

Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI & HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world’s most demanding computational challenges with our next-generation networking solutions.  

 

We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles. 

Cornelis Networks is seeking talented Senior ASIC Design Engineers with deep expertise in one or more of the critical areas needed to develop world-class SoCs for deployment in high-performance computing, advanced data analytics, and AI interconnect solutions. Ideal candidates will have relevant experience in the networking domain, with proven expertise in 50G, 100G, and 400G Ethernet protocols—including TCP/IP, RDMA/RoCE, and IPSec—and their application in high-speed data processing and networking environments.

Key Responsibilities:

  • Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing logic. 
  • Collaborate with verification engineers to create block- and system-level test plans to ensure comprehensive design coverage. 
  • Define timing constraints for RTL blocks and work with Physical Design engineers to optimize timing closure. 
  • Support post-silicon validation, collaborating with hardware, firmware, and software teams to debug and resolve ASIC issues. 
  • Contribute to performance optimization and power-aware design strategies for Host Fabric Interface subsystems. 

Minimum Qualifications:

  • B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or related field. 
  • 8+ years of post-college experience in digital design with proficiency in Verilog and System Verilog. 
  • Experience in RTL design for high-speed data paths or packet processing in ASICs. 
  • Deep understanding of Host Ethernet adaptor architectures.  
  • Familiarity with timing closure and modern physical design methodologies. 
  • Proven ability in system-level debug and root cause analysis of technical issues. 
  • Strong verbal and written communication skills. 

Preferred Qualifications:

  • Knowledge of Ethernet architecture and networking protocols. 
  • Prior experience with RTL development for Ethernet host adapters and system debug. 
  • Expertise in multiple clock domain designs and asynchronous interfaces. 
  • 5+ years of experience with scripting languages such as TCL, Python, or Perl. 
  • Familiarity with EDA tools like Design Compiler, Spyglass, or PrimeTime.


Location: This is a remote position for employees residing within the United States.

We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits. Our dynamic, flexible work environment provides the opportunity to collaborate with some of the most influential names in the semiconductor industry. 

 

At Cornelis Networks your base salary is only one component of your comprehensive total rewards package. Your base pay will be determined by factors such as your skills, qualifications, experience, and location relative to the hiring range for the position. Depending on your role, you may also be eligible for performance-based incentives, including an annual bonus or sales incentives. 

 

In addition to your base pay, you’ll have access to a broad range of benefits, including medical, dental, and vision coverage, as well as disability and life insurance, a dependent care flexible spending account, accidental injury insurance, and pet insurance. We also offer generous paid holidays, 401(k) with company match, and Open Time Off (OTO) for regular full-time exempt employees. Other paid time off benefits include sick time, bonding leave, and pregnancy disability leave. 

 

Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Similar Jobs

13 Days Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
Lead full physical design flow for complex SoC blocks and top-level integration from synthesis to GDSII. Drive timing closure, PPA optimization, physical sign-off (DRC/LVS, IR drop, EM), ECOs and tapeout. Collaborate with front-end, verification, DFT, packaging teams and external vendors, develop automation and methodology, and support products through production and spaceflight.
Top Skills: 2.5D Packaging3D PackagingCadence InnovusChip-Package Co-DesignCpfCtsDftDrcEco ImplementationEm AnalysisFinfetFloorplanningFusion CompilerGate-All-AroundGdsiiIr Drop AnalysisLvsPhysical VerificationPlace And RouteScripting/AutomationStaSynopsys Icc2SynthesisTsmc Sign-OffUpf
21 Days Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
Define and execute verification plans for block-to-full-chip ASICs using SystemVerilog/UVM. Build testbenches, assertions, constrained-random and directed tests, manage regressions and CI, run simulations, triage failures, close coverage, and support silicon bring-up and post-silicon debug while collaborating across architecture, RTL, DFT, firmware, and physical design teams.
Top Skills: AhbAnalog Behavioral ModelsApbAssertion CoverageAxiCC++Ci/CdCode CoverageDftFormal VerificationFunctional CoverageGate-Level SimulationGitPerlPythonQuestaSimvisionSystemverilogSystemverilog Assertions (Sva)TclUvmVcsVerdiXcelium
8 Hours Ago
Remote or Hybrid
United States
142K-192K Annually
Expert/Leader
142K-192K Annually
Expert/Leader
Cloud • Fintech • Software • Business Intelligence • Consulting • Financial Services
Lead complex real estate tax engagements, mentor teams, provide client advisory on tax strategies, and drive business growth through networking.
Top Skills: CpaJdLlmMstTax Technology Tools

What you need to know about the Boston Tech Scene

Boston is a powerhouse for technology innovation thanks to world-class research universities like MIT and Harvard and a robust pipeline of venture capital investment. Host to the first telephone call and one of the first general-purpose computers ever put into use, Boston is now a hub for biotechnology, robotics and artificial intelligence — though it’s also home to several B2B software giants. So it’s no surprise that the city consistently ranks among the greatest startup ecosystems in the world.

Key Facts About Boston Tech

  • Number of Tech Workers: 269,000; 9.4% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Thermo Fisher Scientific, Toast, Klaviyo, HubSpot, DraftKings
  • Key Industries: Artificial intelligence, biotechnology, robotics, software, aerospace
  • Funding Landscape: $15.7 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Summit Partners, Volition Capital, Bain Capital Ventures, MassVentures, Highland Capital Partners
  • Research Centers and Universities: MIT, Harvard University, Boston College, Tufts University, Boston University, Northeastern University, Smithsonian Astrophysical Observatory, National Bureau of Economic Research, Broad Institute, Lowell Center for Space Science & Technology, National Emerging Infectious Diseases Laboratories

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account